In this paper we describe the Open Vision Computer (OVC) which was designed to support high speed, vision guided autonomous drone flight. In particular our aim was to develop a system that would be suitable for relatively small-scale flying platforms where size, weight, power consumption and computational performance were all important considerations. This manuscript describes the primary features of our OVC system and explains how they are used to support fully autonomous indoor and outdoor exploration and navigation operations on our Falcon 250 quadrotor platform.
I. INTRODUCTION
The primary goal of this project was to design an integrated sensing and computational system to support the demands of autonomous flight on smaller, lighter multirotor aircrafts, as shown in Figure 1 . In this effort, we seek to develop systems capable of flying through environments where GPS is commonly unavailable, such as under dense tree canopies or indoors. The resulting vision-guided systems require considerable onboard processing power while still controlling weight and overall system complexity. This paper describes the computational platform we developed, which we have named the Open Vision Computer (OVC).
A. Motivation
Throughout our development efforts of the past few years, we have sought to continually shrink the vehicle size to allow flight through more constrained and cluttered environments. Figure 1 shows several generations of quadrotor systems that we developed in the context of the DARPA Fast Lightweight Autonomy (FLA) program, trending towards smaller and lighter vehicles over time. The leftmost aircraft is referred to as the Falcon 450, so named for the 450 mm span between the motors along each diagonal. This platform was configured with a LiDAR system for obstacle detection, a pair of discrete Point Grey cameras, a Navtech IMU, a laser altimeter and a Pixhawk autopilot unit. All of the sensors were interfaced to an Intel NUC7i7BNH computer system. As shown in [1] this system could successfully navigate in outdoor environments and through large openings, but its size and weight made it unsuitable for use in typical dwellings where limited door and window apertures required a smaller, more agile aircraft.
We gratefully acknowledge the support of DARPA grants HR001151626 and HR0011516850. 1 Open Source Robotics Foundation. Mountain View, California {morgan, mikael}@openrobotics.org 2 GRASP Lab, University of Pennsylvania, Philadelphia PA 19104. {kmohta, sshreyas, wami, yashm, sunke, sikang, pfrommer, kumar, cjtaylor}@seas.upenn.edu Our experience with the Falcon 450 platform informed the design of subsequent smaller aircrafts including the Falcon 250 platform shown on the right of Figure 1 . This platform measures 250 mm from motor to motor and can easily navigate indoor environments. This agility comes at a cost in terms of payload, where the Falcon 450 could carry on the order of 2 kg of payload. The total sensor and compute payload of the Falcon 250 had to be under 1 kg.
On our baseline Falcon 450 system, all sensors and computers were discrete elements connected together via a cabling harness that provided communication and synchronization services. This approach had several drawbacks:
• The cabling involved was both complex and a frequent source of failures, particularly in the context of a flying platform that was constantly vibrating. • The added weight induced by the cabling and requisite shielding was quite significant. • The task of synchronizing 2 cameras and an IMU with a coherent auto-exposure algorithm via the Intel NUC added additional complexity to our software system. These considerations led us to develop an integrated system, the Open Vision Computer (OVC), where the major sensing and computing elements are integrated into a single unit to reduce size, weight and complexity of our overall system.
B. Open Source
As much as possible, the design is intended to be open. Specifically, the schematics, PCB layouts, bill of materials, FPGA firmware, Linux kernel and userland driver source code are available online and released under permissive licenses: http://open.vision.computer
The electrical design and circuit board layout were accomplished using KiCAD, a cross-platform open source design Fig. 2. An OVC1 system in a protective plastic shell. The NVIDIA TX2 module is at center. This version of the OVC uses a 20cm baseline between the imagers at far left and right. The FPGA and IMU are on the back side of the PCB. automation suite 1 . As such, the design can be viewed and modified without requiring proprietary tool licenses.
Source code of the higher level software, including the Visual Inertial Odometry system, is also released under an open source license, so that others may develop on or learn from our efforts.
C. Related Work
Several authors have proposed hardware systems for accelerating or embedding computer vision computations for robotic applications. Nikolic et al. [2] describe the VI-Sensor which also integrates a pair of image sensors and an inertial measurement unit on a single device along with a field programmable gate array (FPGA) that is used to synchronize all three sensors and to perform low-level image processing operations directly on the image stream. This system is usually employed as a smart sensor that is typically integrated with a high level computer system which performs any higher level steps of the algorithm. Zhang et al. [3] describe the PIRVS system which also incorporates a pair of imagers and IMU and a quad core ARM chip into a single system. A single PIRVS unit can perform all aspects of the SLAM pipeline and deliver pose estimates as a service to other applications. This system does an excellent job of integrating the resources required for the SLAM problem into a single low power package, but it does not provide a lot of additional computational capacity for running other applications on board.
The system described in this paper was designed to support a range of vision based applications including visual inertial odometry and stereo, along with all of the other computations required for autonomy such as map construction, path planning, and control. Furthermore, as we will describe in subsequent sections, its considerable user-programmable CPU, GPU, and FPGA resources allow for applications including "deep learning" classification tasks, dense stereo reconstruction, mapping, and path planning, all simultaneously running on the same platform. Figure 3 diagrams the major components of the Open Vision Computer, the first version of which is shown in Figure 2 . The sensor suite consists of a pair of Python 1300 CMOS image sensors and a VectorNav VN-100 Inertial Measurement Unit (IMU). The image sensors are half-inch format with a resolution of 1280×1024 pixels and feature an electronic global shutter, which is critical for avoiding distortion on fast-moving and fast-rotating aerial vehicles. The experiments described in this paper use the monochrome version of these image sensors, but pin-compatible Bayer color versions are readily available. The VectorNav VN-100 provides the system with temperature-calibrated acceleration and rotational rate measurements along all three axes.
II. ARCHITECTURE OF THE OPEN VISION COMPUTER
All of the sensors are directly connected to an Intel Cyclone V GT Field Programmable Gate Array (FPGA). The FPGA synchronizes both of the image sensors to the inertial measurement unit and adds hardware timestamps to all measurements, so they can then be processed in software on a common timebase. The FPGA bridges all sensor streams to an NVIDIA TX2 computer module via a 4-lane PCI Express Generation 2.0 bus (PCIe Gen 2.0 x4). This interface provides a theoretical maximum of 16 gigabits per second of full-duplex bandwidth between the FPGA and the TX2. The NVIDIA TX2 is a single board computer module designed for embedded applications that require high performance computing [4] . In addition to a 256-core Pascal GPU, it also offers 4 ARMv8 64-bit A57 CPU cores and 2 ARMv8 64-bit "Denver" cores. The module offers a wide range of peripheral interfaces, including Gigabit Ethernet, USB 3 and USB 2, SPI, multiple UARTs, and a built in 802.11ac WiFi modem.
Using the PCIe bus to interface the sensor subsystem to the compute module offers a number of advantages. First, it offers a directly wired interface that does not consume any of the other interface ports. Second, on previous systems which relied extensively on USB, we noted that the USB cables and hubs that were used to interface various components added nontrivial weight and were a common cause of system failures on systems that were occasionally subjected to violent accelerations or decelerations. Third, extensive USB cabling can also lead to difficult-to-debug EMI leakage that can corrupt GPS receivers and other radios, particularly on platforms subject to repeated high accelerations and crashes which can degrade cable and connector structural integrity over time.
In contrast, the PCIe interface in the OVC is hard-wired and contained on PCB traces and rigid board-to-board connectors. PCIe provides a direct, high speed interface to the NVIDIA TX2 unified memory system that is shared between the CPUs and the GPU. These transfers are made via Direct Memory Access (DMA) and are quite efficient, requiring little CPU overhead.
The TX2 hardware and recent Linux kernels allow rescanning the PCIe system while the system is running. Because the TX2 has a proprietary system bus for all internal peripherals, the PCIe bus only consists of the TX2 root controller and our FPGA endpoint. As such, it is possible to re-enumerate the PCIe bus by simply unloading and re-loading its kernel module, without requiring the entire operating system to shutdown. This allows us to reconfigure the FPGA system after the operating system is launched. Furthermore, this means that it is not necessary to store the entire FPGA configuration in a special purpose ROM; we can instead store the FPGA configuration in normal files in the operating system and reload as needed at runtime.
In addition to synchronizing the sensors and interfacing them to the TX2 computer module, the FPGA also plays an important role as a computational element. Many researchers have noted that FPGAs with their reconfigurable, highly parallel computational fabric, are well suited to perform real time computation on streaming data sources like video or AST corner detector audio inputs. We leverage this capability by programming the FPGA to perform feature point detection on our input image streams at frame rate.
Specifically, we have implemented a variant of the Accelerated Segment Test (AST) algorithm [5] to detect corner features. Corner detection is a crucial first step in the overall visual-inertial odometry (VIO) pipeline. Since this step involves interrogating every pixel in every image, it often represents a significant percentage of the overall computational effort. By implementing this algorithm on the FPGA, we are able to offload this task from the CPU and perform it more efficiently with zero latency, since the features are extracted while the image is streaming from the image sensors on their way to TX2 system memory. A "feature list" can then be read by the CPU and GPU immediately following the raw images in RAM. Figure 4 diagrams the core computation behind the AST detector. For each pixel in the image, the system implicitly considers the perimeter of a circle embedded in a 7×7 window surrounding the candidate pixel. First, the intensity of the center pixel is subtracted from the discretized circle. Then, if 9 or more contiguous elements of the 16 entries of the "difference circle" are above a threshold value, the pixel is considered a corner candidate. Both "bright" and "dark" corners are handled simultaneously by maintaining sign bits throughout the computation.
A score is assigned to each corner candidate based on the contrast between the center pixel and the minimum difference to an element of the discretized circle. A nonmaximal suppression step is applied to a 3×3 neighborhood to produce distinct, well localized, corner features as in [6] . All of these steps are carried out on the FPGA fabric through a rolling buffer of 7 lines of pixels and 3 lines of corner candidate scores. As an implementation detail, the image sensors incorporate four LVDS lanes, resulting in four pixels being decoded on each clock cycle of the deserializer bank. As a result, the corner detector must process four adjacent pixels on each clock cycle. This is accomplished by simply replicating the corner detection unit within the FPGA and picking out four adjacent discretized circles from the rolling window buffer. Similarly, the logic is replicated twice in order to detect corners on both image sensors simultaneously. As a result, eight candidate pixels are evaluated every clock cycle. The computation is heavily pipelined in order to be able to start processing a new set of eight pixels on every clock cycle.
As mentioned previously, the FPGA can be reprogrammed by the system CPU at any time, which means that it can be reconfigured to perform a wide variety of different operations on the incoming pixel stream. Operations including edge detection, image pyramid construction, or frame differencing are just some of the procedures that could be carried out efficiently on an FPGA, although we have not implemented them at time of writing. The last operation, frame differencing, is possible because of the low latency and high bandwidth offered by the PCIe link between the FPGA and the TX2 system memory, allowing for frame buffers and other intermediate computational steps which need significant memory storage.
The first version of the Open Vision Computer (OVC1) is shown in Figure 2 . This version of the system is configured with a 20 cm baseline between the two imagers. The imagers are equipped with M12 lens mounts, which permits easily interchangeable lenses depending on the needs of the application. The overall system consists of a single 6-layer circuit board 23 cm wide and 5.6 cm high and weighs less than 200 grams with the TX2 module installed. Total power consumption is less than 20 watts in practice.
III. EXPERIMENTS
The overall goal of the project was to develop an integrated sensing and computational unit that could be deployed on our Falcon 250 autonomous flying robot shown in Figure 6 .
This airframe has an all inclusive weight of 1.3 kg and is equipped with an Open Vision Computer, which serves as the computational engine for the system, a PMD Monstar The system is designed to perform fully autonomous navigation and exploration operations in GPS-denied indoor and outdoor environments. One class of missions that was performed with this platform involved giving the system a direction, a heading and a maximum altitude and asking it to navigate to that location and return. The system was able to successfully traverse hundreds of meters avoiding trees, buildings and other obstacles and return to the start position without using any global position information such as GPS or other radio beacons.
The other class of tasks that were performed involved having the robot autonomously explore indoor environments. More specifically, the robot was initially placed outside and downrange of a target building. The high level mission plan involved a series of vaguely-defined steps: approach the building, find an open second floor window, enter the window, explore the second floor, find a staircase, descend the staircase, and exit the building. All phases of the mission were carried out by the robot using only the computation and sensing available on the platform. Figure 7 shows stills from various phases of this mission.
In order to perform these kinds of tasks, the robot needed to be able to run a range of processes in parallel and in real time. First, a real-time stereo visual inertial odometry (VIO) process was implemented so that the robot could maintain an estimate of its position. A real-time GPU accelerated stereopsis procedure was used to provide an estimate of obstacle locations relative to the robot, which was particularly relevant when the system was operating in outdoor environments where the PMD depth camera was inoperative due to interference from the sun [7] . Depth measurements from the stereopsis and PMD sensors could be fused with the position estimate to form a three dimensional map of the environment as the robot moved through the scene [8] , [9] , [10] , [11] . An advanced motion primitive based planner was continually executed to plan and replan the robots trajectory in three dimensions as its understanding of its surroundings changed. Finally, a high level state machine controller was used to execute and monitor the overall mission. More detailed descriptions of the specific computational modules including the visual odometry system and real time planner can be found in the following publications [1] , [12] , [13] , [14] , [15] . All of the various components of the application were integrated and coordinated using the Robot Operating System (ROS) [16] . Table I lists the major processes that were running on the robot and indicates which computational unit or units on the OVC performed the work along with the rate in Hz at which the process was running.
Note that the computational stack described in this section utilizes all aspects of the OVC device: the CPU cores, the GPU, and the FPGA. We note that this workload is typical of many robotic applications which are inherently parallel with multiple concurrent real-time processes running and interacting. These kinds of applications benefit from the architecture of the OVC which provides multiple heterogeneous computational capabilities, each of which is best suited to particular types of data processing. The strengths and weaknesses of using the CPU, GPU, and FPGA for each subtask can be balanced as appropriate in a multidimensional tradeoff between required throughput, latency and jitter tolerance, intrinsic computational parallelism (or lack thereof), and ease of programming.
IV. CURRENT AND FUTURE WORK
This section describes several areas of ongoing and future work planned using the Open Vision Computer.
A. Object Recognition and Segmentation
As mentioned in Section II, the NVIDIA TX2 module contains a sizable GPU in addition to the CPU core cluster. This makes the module well-suited for the current generation of deep learning applications, including object detection and semantic segmentation. To validate the capability of the system for object recognition using "deep learning" techniques, we ran TensorFlow using the Single Shot MultiBox Detector (SSD512), balancing the load across the GPU and CPU resources and processing images arriving via DMA from the FPGA. The resulting network runs at approximately 10 frame/sec while consuming 12 watts of electrical power. Typical output is shown in Figure 8 .
We have also successively run optimized segmentation networks such as ERFNet for semantic segmentation tasks [17] , achieving frame rates of approximately 6 frame/sec with the original network using images of resolution 640×512, and upto 10 frame/sec on our modified version of this network for semantic segmentation of 2-3 classes.
B. OVC Rev 2
We are incorporating many lessons learned from the design of OVC1 into a successor project, following the same design concept of building around an NVIDIA TX2 and a FPGA over PCIe x4. The most significant change is to upgrade the FPGA to an Intel Cyclone 10 GX. This FPGA includes many architectural improvements, including hard floating-point support in its DSP blocks and improved performance across the board thanks to fabrication process improvements.
To permit usage in more space-constrained applications, we have reduced the image sensor baseline to 12 cm and split the circuitry into two boards: one board contains the image sensors, inertial measurement unit, and FPGA, and the other board contains the TX2 module and its associated connectors and supporting circuitry. These two boards are connected via a high speed 90 degree connector which carries Fig. 9 . A follow-on design, the OVC2, aims to shrink the form factor and improve performance.
the PCIe signals. Partitioning the design at the PCIe bus provides a well defined, standards based interface between the two subsystems.
There are several advantages to this design. First, it provides us with a smaller, more aerodynamic profile, as shown in Figure 9 as compared to Figure 2 -the entire OVC2 system is 16 cm wide, 4.5 cm tall and 11 cm deep and weighs under 200 grams. Second, it cleanly separates the sensor components from the computational components, which allows for further designs where different choices are made on either side. For example, one could design a new sensor board using a single monocular camera, a different Inertial Measurement Unit, or a completely different set of sensors without having to redo the layout of the compute board. Similarly, as technologies evolve we plan to take advantage of new single board computer systems such as the recently announced NVIDIA Xavier system which offers much higher performance than the TX2. Here, we can leverage much of the experience gained and software developed for the TX2 platform to more quickly develop increasingly functional systems derived from, or even directly using, the PCIe-based FPGA and sensor board described in this section.
Additional improvements were added to the OVC2 design such as exposing the TX2 serial ports on the board to allow for direct interfacing to the Pixhawk flight controller, and increased access to General Purpose Input Output (GPIO) pins which can be programmatically controlled by both the FPGA and the TX2 CPU cluster. These pins can be used to provide a variety of signals such as a synchronization pulse linked to the exposure period of the camera which can be used to drive external LEDs that only illuminate the scene during an image exposure. Alternatively they could be used as inputs to synchronize or timestamp external sensors relative to the time base of the cameras and the IMU.
As with OVC1, all aspects of the OVC2 design are freely available on the Internet and can be downloaded from http: //open.vision.computer
V. CONCLUSION
In this paper, we presented the design of the Open Vision Computer, a self-contained platform featuring leading-edge embedded CPU, GPU, and FPGA resources with tightly coupled image and inertial sensors. The design of this system was motivated by the goal of developing flying robots that could autonomously navigate through GPS denied indoor and outdoor environments. By tightly integrating the sensor and computational elements into a single package we were able to meet the stringent size, weight and power requirements imposed by the task. Furthermore this integration effort improved the overall reliability of the system since many issues related to cabling failures and sensor mounting were obviated by the all in one design where the sensors were rigidly mounted to each other on a single circuit board.
The OVC system offers multiple computational resources that can operate in parallel including a reconfigurable Field Programmable Gate Array, a 256 core GPU and 6 ARM cores. This arrangement allows us to tackle different elements of our problem using computational and implementation strategies best suited to those workloads. Consequently our robot is able to perform multiple concurrent processes in a highly efficient manner while using less than 20 Watts of power. We have demonstrated the utility of the Open Vision Computer by using it as the primary computational system on a range of successful autonomous flights through challenging environments on our Falcon 250 UAV.
We have made the design of the Open Vision Computer and the associated software available as an open source project to allow others to build on or learn from our work.
While the OVC was developed with the needs of flying robots uppermost, the system can be readily employed on a variety of other robotic platforms including wheeled and legged vehicles which we are now demonstrating in other projects. Here the fact that the system can be integrated simply by supplying a power cable and an Ethernet or WiFi connection allows us to easily port much of the software and capabilities we have developed for flying systems onto other robotic systems.
